Abstract-Channel hot carrier (CHC) stress is observed to result in higher variability of degradation in deeplyscaled nFinFETs than bias temperature instability (BTI) stress. Potential sources of this increased variation are discussed and the intrinsic time-dependent variability component is extracted using a novel methodology based on matched pairs. It is concluded that in deeply-scaled devices, CHC-induced time-dependent distributions will be bimodal, pertaining to bulk charging and to interface defect generation, respectively. The latter, high-impact mode will control circuit failure fractions at high percentiles.
I. INTRODUCTION
Of the MOSFET degradation mechanisms, the variability of Time-Dependent Dielectric Breakdown (TDDB) and Bias Temperature Instability (BTI) in deeply scaled devices has been described with a degree of success [1, 2] . In comparison to these cases, Channel Hot Carrier (CHC) degradation is inherently more complex [3, 4] . CHC stress is non-uniform, with large currents present, and the resulting degradation is typically localized at the drain, thus offering a wider range of variability sources, as well as potential measurement artifacts. Variability of CHC degradation has been reported previously, mainly in planar devices [5] [6] [7] [8] [9] . Here we reexamine this topic in two generations of nFinFET devices and observe that CHC variability is generally higher than that of BTI, flagging it as the main contributor to time-dependent variability of FinFETs [10] . We examine in detail several intrinsic (random) and extrinsic (process-induced, systematic) sources of this increased variability.
To aid this procedure, we employ matched pairs to eliminate extrinsic (process-related) timedependent variability sources [11] , analogously to time-zero variation [12] . We discuss the intrinsic variability sources in the defect-centric framework [2, 13] and provide a blueprint for projecting CHC variability to operating conditions and lifetimes.
II. EXPERIMENTAL AND METHODOLOGY
We studied nFinFET devices with (as drawn) gate lengths L G ranging from 130 nm down to 28 nm, with the number of fins N FIN = 1, 2, 4, and 22, fin widths W FIN = 10 and 20 nm, and fin heights H FIN ~25-30 nm, high-k/metal gates, fabricated in two imec technologies. The total channel area of each device is then
Populations of devices distributed across wafer have been subjected to either CHC or PBTI stress at either room temperature or 125 o C. The initial threshold voltage V th0 of each device was obtained from the initial I D -V G at fixed I D . Each device was then separately stressed at elevated V G and V D = 50 mV (corresponding to BTI stress) or high V D (corresponding to CHC stress) for a given duration t s and the overall threshold voltage shift V th was inferred from I D at ~1 ms after stress [14] . Devices showing any abnormality, such as increased gate current or the source and drain currents not equal within a specified margin were disqualified. Multiple threshold voltage shifts v th due to individual defect-discharging events were also extracted from relaxation traces of the nFinFET devices [15] and analyzed separately.
A. Defect-Centric Statistics and Its Application to Matched Pairs
Together with the mean number of defects per device N T , the mean impact of a single charged gate-oxide defect on the FET threshold V th is a crucial parameter of the defect-centric model [2, 13] . The model provides a fundamental relationship between the first two moments of the V th distribution, i.e., between the mean degradation V th and the standard deviation Because Vth increases with progressing device degradation [2] , we argue that the time-dependent variability is best described in terms of [2, 11, 13, 16] . In the following we therefore use this physically-based parameter to compare the variances of degradation. Note the variance is properly normalized in Eq. 1 by the mean degradation V th , naturally allowing the comparison of conditions with different V th .
As already discussed in [17] , time-dependent variability has random (i.e., intrinsic) and systematic (i.e., extrinsic) components. In order to allow for a fair comparison, only the intrinsic component, free of extrinsic effects, has to be considered. To that end, a novel analysis of Matched Pairs (MPs) is introduced. The methodology is discussed in detail in [11] . The MPs are two FinFET devices laid out in close proximity (~4.2 and ~1.3 m for the 1 st and the 2 nd FinFET generation layouts, respectively), each pair thus consisting of left "L" and right "R" devices. Analogously to the analysis of time-zero variability using MPs [12] , we define the difference of the threshold voltage shifts of the matched "L" and "R" devices after stress as
Following [11] , i.e., assuming that the systematic component in closely-spaced "L" and "R" devices is identical, the intrinsic time-dependent variance extracted using MPs is [11] . Variance and hence can be readily extracted from the difference distribution Vth obtained on MPs (b). Note the MP distribution is in general not normal. The additional systematic variability in single devices (a), emulated by distributing the mean number of defects NT across wafer [11] , is fully compensated and the original is restored (b). In Fig. 1 we illustrate using a Monte Carlo simulation that the correct (intrinsic) can be extracted from the V th distribution, even if across-wafer process-induced variability is assumed. Fig. 2 then illustrates the methodology using real nFinFET data.
III. RESULTS AND DISCUSSION
The increased spread of CHC degradation with respect to BTI for the same mean threshold voltage shift V th is illustrated in Fig. 3 . This observation indicates that the CHC degradation could be the most significant source of timedependent variability in advanced CMOS technologies. However, because of the non-uniform nature of the CHC stress and the large currents involved, the increased CHC variability could be easily an artefact of measurement. To correctly understand this increased CHC variability, a thorough discussion of potential sources is required. Several potential sources of the increased CHC variability are identified in Fig. 4 . 
A. Sensitivity to device length and bias variations
Since the CHC energy distribution is an intricate function of the electric field distribution in the device body, a dependence on device length (Fig. 4a) and biases ( Fig. 4b) variations can be expected. From CHC V th vs. L G dependence (Fig. 5a ) we can readily extract the effect's sensitivity to channel L G variation to be s LG ~ 2.5 mV/nm in our devices. Estimating conservatively the variation in L G in our devices to be Leff = 2 nm, the impact on Vth is simply From Eq. 1 we then get = 0.13 mV (using V th = 100 mV, Fig. 5a ), suggesting this mechanism is not the main contributor to CHC variability (cf. typical values in Fig. 3 ). Fig. 6a illustrates the sensitivity of CHC energy distribution at the drain to the drain bias V D (details in [4] ). Again from measurements of CHC V th vs. V D (Fig. 5b) we deduce the sensitivity to V D and can conclude that is negligible 0.07 mV for VD = 10 mV, however, is considerable 2.2 mV for VD = 50 mV.
Consequently, device-to-device variations of significant source/drain series resistance (Fig. 4b) could be also responsible for the increased CHC variability. We, however, observe no correlation between channel current during CHC stress and the resulting V th (Fig. 7) , as well as similar variability (i.e., ) when CHC is applied with equivalent constant drain current (not shown), eliminating this extrinsic source of variability as well.
Regarding the bias sensitivity we finally note that in a real circuit application, V D and V G will be varying as the devices are operated and the exact combination of V D (t) and V G (t) in each particular device may differ due to the surrounding circuit topology. This circuit-specific effect is expected to add to the already-increased CHC variability. "CHC" "BTI" 
B. Laterally localized degradation
To resolve the general issue of extrinsic (artefact) variability sources, we introduce matched pairs (MPs) [11] as a means of eliminating extrinsic (process-related) timedependent variability sources. The method, described in Section II and in [11] , is first applied to long, 1 st -generation imec FinFETs. Fig. 8 confirms that, even after the elimination of extrinsic components, CHC variability is generally higher than that of BTI. We see that extracted after BTI stress scales as device area A G -1 , as expected for defects distributed uniformly over the channel [18] . On the other hand, the larger CHC variability is approximately constant and merging with the BTI trend at shorter gate lengths.
This trend can be traced to the CHC degradation localized at the drain (cf. Fig. 4c ). As documented in Fig. 9 , CHC degradation is asymmetric down to L G = 45 nm in our devices. This is qualitatively consistent with CHC simulations at V G = V D (Fig. 6b) , indicating maximum damage ~20 nm from the drain junction into the channel. The CHC vs. BTI trend of Fig.   3B . Fig. 10 , with uniform ("BTI") and localized ("CHC") trapped charge in the gate oxide, confirming longitudinal localization of damage (Fig. 4e) as a source of increased longchannel nFinFET CHC variability with respect to BTI. Fig. 11 again documents the extraction capability of Matched Pairs for short, 2 nd generation devices for both timezero (Fig. 11a) and time-dependent variability (Figs. 11bc) . Again, after BTI stress scales with A G -1 (Fig. 11b) , while CHC stress again results in higher variability and (Fig. 11c) . [11, 12] ) and (b) BTI (lines: ~ AG -1 [11, 17, 21] ). (c) CHC stress results in higher variability wrt BTI [fit lines from (b) copied over to (c)] due to defect generation at oxide/substrate (cf. inset of Fig. 13 ). [15] show distinct increased defect density close to channel/oxide interface (high-mode; cf. Fig. 4d ) after CHC stress. Lowmode corresponds to charged defects deeper in the gate oxide.
C. Interface state generation

-
Compared to PBTI, CHC stress is known to result in significant Si interface defect generation (e.g., ~2×10
11 cm -2 from Charge Pumping on large-area devices of 1 st generation FinFETs at applied stress conditions), typically accompanied by a subthreshold slope increase. We conclude that charged defects generated close to/at the substrate [9, 20] (cf. Fig. 4d ) are the main source of the increased CHC variability in short nFinFET devices. Due to their proximity to the substrate, these charged defects will have a higher impact on the threshold voltage, and will hence correspond to a higher , which is proportional to charged trap centroid depth in oxide [21, 22] . This is also evidenced by TDDS measurements [15] on pristine and previously stressed devices, showing for CHC stress a high-mode corresponding to defects close to the Si interface (Fig. 12) [20, 23] .
IV. IMPLICATIONS
In deeply scaled devices, CHC-generated interface states will superimpose onto BTI and CHC-induced charging of bulk high-k defects, resulting in a bimodal combined distribution, illustrated in Fig. 13 . Note particularly that the high-impact high-interface defect mode may not be quantifiable in small populations of devices and for short stress times. After heavier CHC stressing, the high-interface defects will influence the bulk (i.e., ±2-3 ) of the combined distribution relatively weakly, as is documented in this work and is apparent in Fig.  13 . However, the high-percentile tail of the full distribution will be controlled by the CHC-generated high-defects and may have significant impact on circuit failure fractions.
Consequently, both degradation modes will need to be extracted and their kinetics projected separately toward operating/lifetime conditions. This task will be facilitated by analytic description of multimodal defect-centric statistics, developed recently and detailed in [24] . Monte Carlo and analytic fit [24] . The high-tail of the full distribution is controlled by defects at the substrate (high ; inset: solid symbols).
V. CONCLUSIONS
We have observed that CHC stress results in higher variability of degradation in deeply-scaled nFinFETs than BTI stress. Based on the heretofore discussion including careful elimination of potential variability artefacts, we conclude that in the deeply-scaled nFinFETs the total time-dependent distribution resulting from CHC stress will be bimodal, pertaining to bulk charging and to interface defect generation, respectively. Both modes will need to be extracted and their kinetics projected separately toward operating/lifetime conditions. This task will be facilitated by analytic description of multimodal defect-centric statistics, as well as the use of matched pairs to correct for extrinsic time-dependent variability sources.
